Verilog digital system design : RT level synthesis, testbench and verification

Main Author: Navabi, Zainalabedin
Language: English
Published: New York: McGraw-Hill, 2006.
Edition: 2nd ed.
Subjects:
Online Access: http://library.unisel.edu.my/web/guest/mylibrary

Similar Items