|
|
|
|
| LEADER |
01360cam a2200313 7i4500 |
| 001 |
0000012987 |
| 005 |
20210702090000.0 |
| 008 |
070709 eng |
| 020 |
|
|
|a 0071588922 (pbk.)
|
| 020 |
|
|
|a 0071445641 (hbk.)
|
| 020 |
|
|
|a 9780071445641
|
| 090 |
0 |
0 |
|a TK7885.7
|b .N38 2006
|
| 100 |
1 |
|
|a Navabi, Zainalabedin
|
| 245 |
1 |
0 |
|a Verilog digital system design :
|b RT level synthesis, testbench and verification
|c Zainalabedin Navabi.
|
| 250 |
|
|
|a 2nd ed.
|
| 260 |
|
|
|a New York:
|b McGraw-Hill,
|c 2006.
|
| 300 |
|
|
|a xvi, 384 p.:
|b ill.;
|c 24 cm..
|
| 501 |
|
|
|a With CD-ROM : Verilog digital systems design / Navabi
|
| 504 |
|
|
|a Includes bibliographical references and index
|
| 650 |
0 |
0 |
|a Electronic digital computers --
|x Computer-aided design
|
| 650 |
0 |
0 |
|a Verilog (Computer hardware description language)
|
| 655 |
|
0 |
|a Electronic books
|
| 856 |
4 |
2 |
|u http://library.unisel.edu.my/web/guest/mylibrary
|
| 997 |
|
|
|a Engineering & Life Sciences, Faculty
|b Engineering, Department
|
| 999 |
|
|
|a 0000019501
|b BOK
|c OPEN SHELF
|e 2nd Floor, Bestari Jaya
|
| 999 |
|
|
|a 0000035225
|b BOK
|c OPEN SHELF
|e 2nd Floor, Bestari Jaya
|
| 999 |
|
|
|a CDR0000524
|b CD-ROM
|c OPEN SHELF
|e Circulation Counter, Bestari Jaya
|
| 999 |
|
|
|a CDR0001527
|b CD-ROM
|c OPEN SHELF
|e Circulation Counter, Bestari Jaya
|
| 999 |
|
|
|a EBO0005560
|b EBOOK
|c EBOOK
|e Electronic resources
|
