|
|
|
|
| LEADER |
00730cam a2200193 7i4500 |
| 001 |
0000004433 |
| 005 |
20170218090000.0 |
| 020 |
|
|
|a 0471441481 (hbk.)
|
| 020 |
|
|
|a 9780471441489
|
| 090 |
0 |
0 |
|a TK7887.7
|b .P33 2004
|
| 100 |
1 |
|
|a Padmanabhan, T. R
|
| 245 |
1 |
0 |
|a Design through verilog HDL
|c T.R. Padmanabhan, B. Bala Tripura Sundari.
|
| 260 |
|
|
|a Piscataway, NJ:
|b IEEE Press,
|c 2004.
|
| 300 |
|
|
|a xii, 455 p.:
|b ill.;
|c 25 cm.
|
| 504 |
|
|
|a Includes bibliographical references and index
|
| 650 |
0 |
0 |
|a Verilog (Computer hardware description language)
|
| 700 |
1 |
|
|a Tripura Sundari, B. Bala
|
| 997 |
|
|
|a Communication, Visual Art & Computing, Faculty
|b Computing, Department
|
| 999 |
|
|
|a 0000010220
|b BOK
|c OPEN SHELF
|e 2nd Floor, Bestari Jaya
|
