|
|
|
|
| LEADER |
00769cam a2200205 7i4500 |
| 001 |
0000004421 |
| 005 |
20170218090000.0 |
| 020 |
|
|
|a 9780471429760
|
| 020 |
|
|
|a 0471429767 (hbk.)
|
| 090 |
0 |
0 |
|a TK7868.D5
|b W46 2003
|
| 100 |
3 |
|
|a Weng, Fook Lee
|
| 245 |
1 |
0 |
|a Verilog coding for logic synthesis
|c Weng Fook Lee.
|
| 260 |
|
|
|a Hoboken, N.J.:
|b Wiley-Interscience,
|c 2003.
|
| 300 |
|
|
|a xxvi, 309 p.:
|b ill.;
|c 25 cm.
|
| 504 |
|
|
|a Includes bibliographical references and index
|
| 650 |
0 |
0 |
|a Logic circuits --
|x Computer-aided design
|
| 650 |
0 |
0 |
|a Verilog (Computer hardware description language)
|
| 650 |
0 |
0 |
|a Digital electronics
|
| 997 |
|
|
|a Communication, Visual Art & Computing, Faculty
|b Computing, Department
|
| 999 |
|
|
|a 0000006330
|b BOK
|c OPEN SHELF
|e 2nd Floor, Bestari Jaya
|
